1
GATE ECE 2014 Set 3
MCQ (Single Correct Answer)
+2
-0.6
If X and Y are inputs and the Difference (D = X – Y) and the Borrow (B) are the outputs, which one of the following diagrams implements a half-subtractor?
A
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 27 English Option 1
B
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 27 English Option 2
C
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 27 English Option 3
D
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 27 English Option 4
2
GATE ECE 2014 Set 3
MCQ (Single Correct Answer)
+1
-0.3
The circuit shown in the figure is a GATE ECE 2014 Set 3 Digital Circuits - Sequential Circuits Question 57 English
A
Toggle Flip Flop
B
JK Flip Flop
C
SR Latch
D
Master-Slave D Flip Flop
3
GATE ECE 2014 Set 3
MCQ (Single Correct Answer)
+1
-0.3
Consider the multiplexer based logic circuit shown in the figure. GATE ECE 2014 Set 3 Digital Circuits - Sequential Circuits Question 54 English

Which one of the following Boolean functions is realized by the circuit?

A
F = $$W\overline {{S_1}} \overline {{S_2}} $$
B
F = $$W{S_1}\, + W{S_2}\, + {S_1}{S_2}$$
C
F = $$\overline W + \,{S_1} + {S_2}$$
D
F = $$W \oplus {S_1} \oplus {S_2}$$
4
GATE ECE 2014 Set 3
MCQ (Single Correct Answer)
+1
-0.3
In the following figure, the transmitter Tx sends a wideband modulated RF signal via a coaxial cable to the receiver Rx. The output impedance $${Z_T}$$ of Tx, the characteristic impedance $${Z_0}$$ of the cable and the input impedance $${Z_R}$$ of Rx are all real. GATE ECE 2014 Set 3 Electromagnetics - Transmission Lines Question 14 English Which one of the following statements is TRUE about the distortion of the received signal due to impedance mismatch?
A
The signal gets distorted if $${Z_R}\, \ne \,{Z_0}$$ , irrespective of the value of $${Z_T}$$
B
The signal gets distorted if $${Z_T}\, \ne \,{Z_0}$$, irrespective of the value of $${Z_R}$$
C
Signal distortion implies impedance mismatch at both ends: $${Z_T}\, \ne \,{Z_0}$$ and $${Z_R}\, \ne \,{Z_0}$$
D
Impedance mismatches do NOT result in signal distortion but reduce power transfer efficiency
EXAM MAP