1
GATE EE 2003
MCQ (Single Correct Answer)
+1
-0.3
A control system is defined by the following mathematical relationship
$$${{{d^2}x} \over {d{t^2}}} + 6{{dx} \over {dt}} + 5x = 12\left( {1 - {e^{ - 2t}}} \right)$$$
The response of the system as $$\,t \to \infty $$ is
2
GATE EE 2003
MCQ (Single Correct Answer)
+2
-0.6
The block diagram of a control system is shown in Fig. The transfer function $$G(s) = Y(s)/U(s)$$ of the system is
3
GATE EE 2003
MCQ (Single Correct Answer)
+2
-0.6
The following program is written for an $$8085$$ microprocessor to add two bytes located at memory addresses $$1FFE$$ and $$1FFF$$
$$\eqalign{ & LXI\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,H,\,\,\,1FFE \cr & MOV\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,B,\,\,\,M \cr & INR\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,L \cr & MOV\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,A,\,\,\,M \cr & ADD\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,B \cr & INR\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,L \cr & MOV\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,M,\,\,\,A \cr & XRA\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,A \cr} $$
$$\eqalign{ & LXI\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,H,\,\,\,1FFE \cr & MOV\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,B,\,\,\,M \cr & INR\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,L \cr & MOV\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,A,\,\,\,M \cr & ADD\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,B \cr & INR\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,L \cr & MOV\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,M,\,\,\,A \cr & XRA\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,\,A \cr} $$
On completion of the execution of the program, the result of additional is found.
4
GATE EE 2003
MCQ (Single Correct Answer)
+2
-0.6
The simplified block diagram of a $$10$$-bit $$A/D$$ converter of dual slope integrator type is shown in Fig. The $$10$$-bit counter at the output is clocked by a $$1$$ $$MHz$$ clock. Assuming negligible timing overhead for the control logic, the maximum frequency of the analog signal that can be converted using this $$A/D$$ converter is approximately. Input sample to be converter
Paper analysis
Total Questions
Analog Electronics
8
Control Systems
10
Digital Electronics
5
Electric Circuits
10
Electrical and Electronics Measurement
10
Electrical Machines
14
Electromagnetic Fields
4
Power Electronics
7
Power System Analysis
17
More papers of GATE EE
GATE EE 2024
GATE EE 2023
GATE EE 2022
GATE EE 2021
GATE EE 2020
GATE EE 2019
GATE EE 2018
GATE EE 2017 Set 2
GATE EE 2017 Set 1
GATE EE 2016 Set 2
GATE EE 2016 Set 1
GATE EE 2015 Set 1
GATE EE 2015 Set 2
GATE EE 2014 Set 3
GATE EE 2014 Set 2
GATE EE 2014 Set 1
GATE EE 2013
GATE EE 2012
GATE EE 2011
GATE EE 2010
GATE EE 2009
GATE EE 2008
GATE EE 2007
GATE EE 2006
GATE EE 2005
GATE EE 2004
GATE EE 2003
GATE EE 2002
GATE EE 2001
GATE EE 2000
GATE EE 1999
GATE EE 1998
GATE EE 1997
GATE EE 1996
GATE EE 1995
GATE EE 1994
GATE EE 1993
GATE EE 1992
GATE EE 1991
GATE EE
Papers
2024
2023
2022
2021
2020
2019
2018
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
1997
1996
1995
1994
1993
1992
1991