NEW
New Website Launch
Experience the best way to solve previous year questions with mock tests (very detailed analysis), bookmark your favourite questions, practice etc...
1

### GATE CSE 2001

Subjective
A $$CPU$$ has $$32$$-bit memory address and a $$256$$ $$KB$$ cache memory. The cache is organized as a $$4$$-way set associative cache with cache block size of $$16$$ bytes.

(a)$$\,\,\,\,$$ What is the number of sets in the cache?
(b)$$\,\,\,\,$$ What is the size (in bits) of the tag field per cache block?
(c)$$\,\,\,\,$$ What is the number and size of comparators required for tag matching?
(d)$$\,\,\,\,$$ How many address bits are required to find the byte offset within a cache block?
(e)$$\,\,\,\,$$ What is the total amount of extra memory (in bytes) required for the tag bits?

(a)$$\,\,\,\,$$ $$4$$ $$K$$ Sets
(b)$$\,\,\,\,$$ Size of the tag field $$=16$$
(c)$$\,\,\,\,$$ $$4$$ comparators required and each size is $$16$$ bits
(d)$$\,\,\,\,$$ $$4$$ bits
(e)$$\,\,\,\,$$ $$256$$ $$K$$ bits.
2

### GATE CSE 1996

Subjective
A computer system has a three level memory hierarchy, with access time and hit ratios as shown below:

(i) What should be the minimum size of level $$1$$ and $$2$$ memories to achieve an average access time of less than $$100$$ nsec?

(ii) What is the average access time achieved using the chosen sizes of level $$1$$ and level $$2$$ memories?

Solve it.
Write for Us

Do you want to write for us? Help us by contributing to our platform.

#### Questions Asked from Memory Interfacing

On those following papers in Marks 5
Number in Brackets after Paper Indicates No. of Questions
GATE CSE 2001 (1)
GATE CSE 1996 (1)

### Joint Entrance Examination

JEE Main JEE Advanced WB JEE

### Graduate Aptitude Test in Engineering

GATE CSE GATE ECE GATE EE GATE ME GATE CE GATE PI GATE IN

NEET

Class 12