1
GATE ECE 2001
Subjective
+5
-0
For the digital block shown in Figure. 2(a), the output Y=f(S3,S2,S1,S0) where S3 is MSB and S0 is LSB. Y is given in terms of minterms as $$Y\, = \,\sum m\left( {1,5,6,7,11,12,13,15} \right)$$ and its complements $$\overline Y \, = \,\sum m\left( {0,2,3,4,8,9,10,14} \right)$$. GATE ECE 2001 Digital Circuits - Logic Gates Question 6 English 1 GATE ECE 2001 Digital Circuits - Logic Gates Question 6 English 2

(a) Enter the logical values in the given Karnaugh map [figure2(b)] for the output Y.
(b) Write down the expression for Y in sum-of products from using minimum number of terms.
(c) Draw the circuit for the digital logic boxes using four 2-input NAND gates only for each of the boxes.

2
GATE ECE 2001
MCQ (Single Correct Answer)
+2
-0.6
The digital block in the figure is realized using two positive edge triggered D flip-flops. Assume that for t < t0, Q1 = Q2 =0. The circuit in the digital block is given by

GATE ECE 2001 Digital Circuits - Sequential Circuits Question 43 English
A
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 43 English Option 1
B
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 43 English Option 2
C
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 43 English Option 3
D
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 43 English Option 4
3
GATE ECE 2001
MCQ (Single Correct Answer)
+1
-0.3
The 2’s complement representation of –17 is
A
01110
B
01111
C
11110
D
10001
4
GATE ECE 2001
MCQ (Single Correct Answer)
+1
-0.3
For the ring oscillator shown in the figure, the propagation delay of each inverter is 100 pico sec. What is the fundamental frequency of the oscillator output? GATE ECE 2001 Digital Circuits - Logic Gates Question 26 English
A
10 MHz
B
100 MHz
C
1 GHz
D
2 GHz
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12