The negative edge triggered $J K$ flip-flop in the Figure has $J$ and $K$ inputs tied to Logic High and a square wave of 10 cycles/second is applied to its clock $(C)$ input. The frequency of the output $Q$ (in cycles/second) is $\_\_\_\_$ .
(rounded off to two decimal places)

What is the 10 's complement of $(47)_{10}$ ?
A Boolean function, $f(x, y, z)$ with $x$ as MSB and $z$ as LSB is realized by $4: 1$ multiplexer (MUX) with select lines, $S_1$ and $S_0$ ( $S_1$ is MSB, $S_0$ is LSB) and inputs, $I_0, I_1, I_2, I_3$ as shown in the Figure.
Which of the following options is the correct expression of $f(x, y, z)$ ?

A shift-left Shift Register (SR) and a $D$ flip-flop are connected to a synchronized clock as shown in the Figure. Assume that the SR and D flip-flops are initially cleared and the XOR gate has no propagation delay.
Which of the following options gives the correct binary representation $\left(b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0\right)$ of the content of the shift register immediately after the $5^{\text {th }}$ clock transition (positive edge)?

GATE ECE Papers
All year-wise previous year question papers