1
GATE EE 2005
MCQ (Single Correct Answer)
+2
-0.6
When subjected to a unit step input, the closed loop control system shown in the figure will have a steady state error of GATE EE 2005 Control Systems - Time Response Analysis Question 17 English
A
$$-1.0$$
B
$$-0.5$$
C
$$0$$
D
$$0.5$$
2
GATE EE 2005
MCQ (Single Correct Answer)
+2
-0.6
The $$8085$$ assembly language instruction that stores the content of $$H$$ and $$L$$ registers into the memory locations $$2050H$$ and $$2051H,$$ respectively, is
A
$$SPHL$$ $$2050H$$
B
$$SPHL$$ $$2051H$$
C
$$SHLD\,\,2050H$$
D
$$STAX\,\,2050H$$
3
GATE EE 2005
MCQ (Single Correct Answer)
+1
-0.3
If $${X_1}$$ and $${X_2}$$ are the inputs to the circuit shown in the figure, the output $$Q$$ is GATE EE 2005 Digital Electronics - Logic Families and Memories Question 3 English
A
$$\overline {{X_1} + {X_2}} $$
B
$$\overline {{X_1} \bullet {X_2}} $$
C
$$\overline {{X_1}} \bullet {X_2}$$
D
$${X_1} \bullet \overline {{X_2}} $$
4
GATE EE 2005
MCQ (Single Correct Answer)
+2
-0.6
A digital-to-analog converter with a full -scale output voltage of $$3.5$$ $$V$$ has a resolution close to $$14$$ $$m$$ $$V.$$ Its bit size is
A
$$4$$
B
$$8$$
C
$$16$$
D
$$32$$
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12