1
GATE EE 2007
MCQ (Single Correct Answer)
+2
-0.6
Which one of the following statements regarding the $$INT$$ (interrupt) and the $$BRQ$$ (bus request) pins in a $$CPU$$ is true?
A
The $$BRQ$$ pin is sampled after every instruction cycle, but the $$INT$$ is sampled after every machine cycle
B
Both $$INT$$ and $$BRQ$$ are sampled after every machine cycle
C
The $$INT$$ pin is sampled after every instruction cycle, but the $$BRQ$$ is sampled after every machine cycle
D
Both $$INT$$ and $$BRQ$$ are sampled after every instruction cycle
2
GATE EE 2007
MCQ (Single Correct Answer)
+2
-0.6
In an $$8085$$ $$A$$ microprocessor based system, it is desired to increment the contents of memory location whose address is available in $$(D,E)$$ register pair and store the result in same location. The sequence of instructions is
A
$$XCHG,\,\,INR\,\,\,M$$
B
$$XCHG,\,\,INX\,\,\,H$$
C
$$INX\,\,D,\,\,XCHG$$
D
$$INR\,\,M,\,\,XCHG$$
3
GATE EE 2007
MCQ (Single Correct Answer)
+2
-0.6
$$A,B,C$$ and $$D$$ are input bits, and $$Y$$ is the output bit in the $$XOR$$ gate circuit of the figure below. Which of the following statements about the sum $$S$$ of $$A,B,C,D$$ and $$Y$$ is correct? GATE EE 2007 Digital Electronics - Logic Gates Question 2 English
A
$$S$$ is always either zero or odd
B
$$S$$ is always either zero or even
C
$$S=1$$ only if the sum of $$A,B,C$$ and $$D$$ is even
D
$$S=1$$ only if the sum of $$A,B,C$$ and $$D$$ is odd
4
GATE EE 2007
MCQ (Single Correct Answer)
+2
-0.6
A $$3$$ $$V$$ $$dc$$ supply with an internal resistance of $$2$$ $$\Omega $$ supplies a passive non-linear resistance characterized by the relation $${V_{NL}} = {{\rm I}^2}{}_{NL}$$. The power dissipated in the non-linear resistance is
A
$$1.0$$ $$W$$
B
$$1.5$$ $$W$$
C
$$2.5$$ $$W$$
D
$$3.0$$ $$W$$
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12