1
GATE CSE 2008
MCQ (Single Correct Answer)
+1
-0.3
The value of $$\int\limits_0^3 {\int\limits_0^x {\left( {6 - x - y} \right)dxdy\,\,\,} } $$ is _____.
2
GATE CSE 2008
MCQ (Single Correct Answer)
+2
-0.6
If $$M$$ is a square matrix with a zero determinant, which of the following assertion(s) is (are) correct?
$$S1$$ : Each row of $$M$$ can be represented as a linear combination of the other rows
$$S2$$ : Each column of $$M$$ can be represented as a linear combination of the other columns
$$S3$$ : $$MX$$ $$=$$ $$0$$ has a nontrivial solution
$$S4$$ : $$M$$ has an inverse
$$S1$$ : Each row of $$M$$ can be represented as a linear combination of the other rows
$$S2$$ : Each column of $$M$$ can be represented as a linear combination of the other columns
$$S3$$ : $$MX$$ $$=$$ $$0$$ has a nontrivial solution
$$S4$$ : $$M$$ has an inverse
3
GATE CSE 2008
MCQ (Single Correct Answer)
+2
-0.6
A processor uses 36 bit physical addresses and 32 bit virtual addresses, with a page frame size of 4 Kbytes. Each page table entry is of size 4 bytes. A three level page table is used for virtual to physical address translation, where the virtual address is used as follows:
$$ * \,\,\,\,\,\,$$ Bits 30-31 are used to index into the first level page table
$$ * \,\,\,\,\,\,$$ Bits 21-29 are used to index into the second level page table
$$ * \,\,\,\,\,\,$$ Bits 12-20 are used to index into the third level page table, and
$$ * \,\,\,\,\,\,$$ Bits 0-11 are used as offset within the page
$$ * \,\,\,\,\,\,$$ Bits 30-31 are used to index into the first level page table
$$ * \,\,\,\,\,\,$$ Bits 21-29 are used to index into the second level page table
$$ * \,\,\,\,\,\,$$ Bits 12-20 are used to index into the third level page table, and
$$ * \,\,\,\,\,\,$$ Bits 0-11 are used as offset within the page
The number of bits required for addressing the next level page table (or page frame) in the page table entry of the first, second and third level page tables are respectively
4
GATE CSE 2008
MCQ (Single Correct Answer)
+2
-0.6
Which of the following is NOT true of deadlock prevention and deadlock avoidance schemes?
Paper Analysis
Total Questions
Algorithms 15
Compiler Design 4
Computer Networks 7
Computer Organization 9
Data Structures 9
Database Management System 12
Digital Logic 3
Discrete Mathematics 30
Operating Systems 7
Programming Languages 3
Theory of Computation 9
More Papers of GATE CSE
GATE CSE 2026 Set 2 GATE CSE 2026 Set 1 GATE CSE 2025 Set 2 GATE CSE 2025 Set 1 GATE CSE 2024 Set 2 GATE CSE 2024 Set 1 GATE CSE 2023 GATE CSE 2022 GATE CSE 2021 Set 2 GATE CSE 2021 Set 1 GATE CSE 2020 GATE CSE 2019 GATE CSE 2018 GATE CSE 2017 Set 2 GATE CSE 2017 Set 1 GATE CSE 2016 Set 1 GATE CSE 2016 Set 2 GATE CSE 2015 Set 1 GATE CSE 2015 Set 3 GATE CSE 2015 Set 2 GATE CSE 2014 Set 2 GATE CSE 2014 Set 1 GATE CSE 2014 Set 3 GATE CSE 2013 GATE CSE 2012 GATE CSE 2011 GATE CSE 2010 GATE CSE 2009 GATE CSE 2008 GATE CSE 2007 GATE CSE 2006 GATE CSE 2005 GATE CSE 2004 GATE CSE 2003 GATE CSE 2002 GATE CSE 2001 GATE CSE 2000 GATE CSE 1999 GATE CSE 1998 GATE CSE 1997 GATE CSE 1996 GATE CSE 1995 GATE CSE 1994 GATE CSE 1993 GATE CSE 1992 GATE CSE 1991 GATE CSE 1990 GATE CSE 1989 GATE CSE 1988 GATE CSE 1987
GATE CSE Papers
All year-wise previous year question papers
2023
2022
2020
2019
2018
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
1997
1996
1995
1994
1993
1992
1991
1990
1989
1988
1987