1
GATE CSE 2008
MCQ (Single Correct Answer)
+2
-0.6
For all delayed conditional branch instructions, irrespective of whether the condition evaluate true or false,
A
the instruction following the conditional branch instruction in memory is executed
B
the first instruction in the fall through path is executed
C
the first instruction in the taken path is executed
D
the branch takes longer to execute than any other instruction
2
GATE CSE 2008
MCQ (Single Correct Answer)
+2
-0.6
Which of the following is/are true of the auto increment addressing mode?
$$1.$$ It is useful in creating self relocating code
$$2.$$ If it is included in an Instruction Set Architecture, then an additional $$ALU$$ is required for effective address calculation
$$3.$$ The amount of increment depends on the size of the data item accessed.
A
$$1$$ only
B
$$2$$ only
C
$$3$$ only
D
$$2$$ and $$3$$ only
3
GATE CSE 2008
MCQ (Single Correct Answer)
+2
-0.6
Which of the following must be true for the $$RFE$$ (Return From Exception) instruction on a general purpose processor?
$$1.$$ It must be a trap instruction
$$2.$$ It must be a privileged instruction
$$3.$$ An exception cannot be allowed to occur during execution of an $$RFE$$ instruction.

A
$$1$$ only
B
$$2$$ only
C
$$1$$ and $$2$$ only
D
$$1,2$$ and $$3$$ only
4
GATE CSE 2008
MCQ (Single Correct Answer)
+2
-0.6
In an instruction execution pipeline, the earliest that the data $$TLB$$ (Translation Look aside Buffer) can be accessed is
A
Before effective address calculation has started
B
During effective address calculation
C
After effective address calculation has completed
D
After data cache lookup has completed
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12