1
GATE CSE 2006
MCQ (Single Correct Answer)
+2
-0.6
Consider the relation enrolled (student, course) in which (student, course ) is the primary key, and the relation Paid (student, amount) where student is the primary key. Assume no null values and no foreign keys or integrity constraints. Assume that amounts $$6000, 7000, 8000,9000$$ and $$10000$$ were each paid by $$20$$% of the students. Consider these query plans (Plan $$1$$ on left, Plan $$2$$ on right) to ''List all courses taken by students who have paid more than $$x''$$. GATE CSE 2006 Database Management System - Functional Dependencies and Normalization Question 22 English 1 GATE CSE 2006 Database Management System - Functional Dependencies and Normalization Question 22 English 2

A disk seek takes $$4ms$$, disk data transfer bandwidth is $$300MB/s$$ and checking a tuple to see if amount is greater than $$x$$ takes $$10\mu s.$$ Which of the following statements is correct?

A
Plan $$1$$ and Plan $$2$$ will not output identical row sets for all databases
B
A course may be listed more than once in the output of plan $$1$$ for some databases
C
For $$x=5000,$$ Plan $$1$$ executes faster than plan $$2$$ for all databases
D
For $$x=9000,$$ Plan $$1$$ executes slower than plan $$2$$ for all databases
2
GATE CSE 2006
MCQ (Single Correct Answer)
+2
-0.6
Consider the circuit in the diagram. The $$ \oplus $$ operator represents $$EX$$-$$OR.$$ The $$D$$ flip-flops are initialized to zeros (cleared). GATE CSE 2006 Digital Logic - Sequential Circuits Question 13 English

The following data: $$100110000$$ is supplied to the ''data'' terminal in nine clock cycles. After that the values of $${q_2}{q_1}{q_0}$$ are

A
$$000$$
B
$$001$$
C
$$010$$
D
$$101$$
3
GATE CSE 2006
MCQ (Single Correct Answer)
+1
-0.3
You are given a free running clock with a duty cycle of $$50$$% and a digital waveform $$f$$ which changes only at the negative edge of the clock. Which one of the following circuits (using clocked $$D$$ flip-flops) will delay the phase of $$f$$ by $${180^0}?$$
A
GATE CSE 2006 Digital Logic - Sequential Circuits Question 15 English Option 1
B
GATE CSE 2006 Digital Logic - Sequential Circuits Question 15 English Option 2
C
GATE CSE 2006 Digital Logic - Sequential Circuits Question 15 English Option 3
D
GATE CSE 2006 Digital Logic - Sequential Circuits Question 15 English Option 4
4
GATE CSE 2006
MCQ (Single Correct Answer)
+2
-0.6
Consider the circuit above. Which one of the following options correctly represents $$f(x,y,z)?$$ GATE CSE 2006 Digital Logic - Combinational Circuits Question 9 English
A
$$x\overline z + xy + \overline y z$$
B
$$x\overline z + xy + \overline {yz} $$
C
$$xz + xy + \overline {yz} $$
D
$$xz + x\overline y + \overline y z$$
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12