1
GATE EE 2024
Numerical
+2
-1.33

In the given circuit, the diodes are ideal. The current I through the diode D1 in milliamperes is _____ (rounded off to two decimal places).

GATE EE 2024 Analog Electronics - Diode Circuits and Applications Question 1 English
Your input ____
2
GATE EE 2024
Numerical
+2
-1.33

A difference amplifier is shown in the figure. Assume the op-amp to be ideal. The CMRR (in dB) of the difference amplifier is ________ (rounded off to 2 decimal places).

GATE EE 2024 Analog Electronics - Operational Amplifier Question 1 English
Your input ____
3
GATE EE 2024
MCQ (Single Correct Answer)
+1
-0.33

For the block-diagram shown in the figure, the transfer function $\frac{C(s)}{R(s)}$ is

GATE EE 2024 Control Systems - Block Diagram and Signal Flow Graph Question 1 English
A

$\frac{G(s)}{1 + 2G(s)}$

B

-$\frac{G(s)}{1 + 2G(s)}$

C

$\frac{G(s)}{1 - 2G(s)}$

D

-$\frac{G(s)}{1 - 2G(s)}$

4
GATE EE 2024
MCQ (Single Correct Answer)
+1
-0.33

Consider the standard second-order system of the form $\frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$ with the poles $p$ and $p^\ast$ having negative real parts. The pole locations are also shown in the figure. Now consider two such second-order systems as defined below:

System 1: $\omega_n = 3$ rad/sec and $\theta = 60^{\circ}$
System 2: $\omega_n = 1$ rad/sec and $\theta = 70^{\circ}$

Which one of the following statements is correct?

GATE EE 2024 Control Systems - Time Response Analysis Question 2 English
A

Settling time of System 1 is more than that of System 2.

B

Settling time of System 2 is more than that of System 1.

C

Settling times of both the systems are the same.

D

Settling time cannot be computed from the given information.

EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12