1
GATE EE 2017 Set 2
Numerical
+2
-0
Consider the system described by the following state space representation
$$\eqalign{ & \left[ {\matrix{ {\mathop {{x_1}}\limits^ \bullet \left( t \right)} \cr {\mathop {{x_2}}\limits^ \bullet \left( t \right)} \cr } } \right] = \left[ {\matrix{ 0 & 1 \cr 0 & { - 2} \cr } } \right]\left[ {\matrix{ {{x_1}\left( t \right)} \cr {{x_2}\left( t \right)} \cr } } \right] + \left[ {\matrix{ 0 \cr 1 \cr } } \right]u\left( t \right) \cr & y\left( t \right) = \left[ {\matrix{ 1 & 0 \cr } } \right]\left[ {\matrix{ {{x_1}\left( t \right)} \cr {{x_2}\left( t \right)} \cr } } \right] \cr} $$

If $$u(t)$$ is a unit step input and $$\left[ {\matrix{ {{x_1}\left( 0 \right)} \cr {{x_2}\left( 0 \right)} \cr } } \right] = \left[ {\matrix{ 1 \cr 0 \cr } } \right],$$ the value of output $$y(t)$$ at $$t=1$$ sec (rounded off to three decimal places) is _____________.

Your input ____
2
GATE EE 2017 Set 2
MCQ (Single Correct Answer)
+1
-0.3
For a $$3$$ -input logic circuit shown below, the output $$Z$$ can be expressed as GATE EE 2017 Set 2 Digital Electronics - Boolean Algebra Question 1 English
A
$$Q + \overline R $$
B
$$P\overline Q + R$$
C
$$\overline Q + R$$
D
$$P + \overline Q + R$$
3
GATE EE 2017 Set 2
Numerical
+2
-0
For the synchronous sequential circuit shown below, the output $$Z$$ is zero for the initial conditions $${Q_A}{Q_B}{Q_C} = Q{'_A}Q{'_B}Q{'_C} = 100.$$ GATE EE 2017 Set 2 Digital Electronics - Sequential Circuits Question 7 English

The minimum number if clock cycles after which the output $$Z$$ would again become zero is _____________.

Your input ____
4
GATE EE 2017 Set 2
MCQ (Single Correct Answer)
+2
-0.6
For the network given in figure below, the Thevenin's voltage Vab is GATE EE 2017 Set 2 Electric Circuits - Network Theorems Question 24 English
A
-1.5 V
B
-0.5 V
C
0.5 V
D
1.5 V
EXAM MAP
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
CBSE
Class 12