1
GATE CSE 2019
MCQ (Single Correct Answer)
+2
-0.67
Assume that in a certain computer, the virtual addresses are 64 bits long and the physical addresses are 48 bits long. The memory is word addressable. The page size is 8 kB and the word size is 4 bytes. The Translation Look-aside Buffer (TLB) in the address translation path has 128 valid entries. At most how many distinct virtual addresses can be translated without any TLB miss?
A
16 × 210
B
8 × 220
C
4 × 220
D
256 × 210
2
GATE CSE 2019
Numerical
+2
-0.67
Consider the following four processes with arrival times (in milliseconds) and their length of CPU bursts (in milliseconds) as shown below :
GATE CSE 2019 Operating Systems - Process Concepts and Cpu Scheduling Question 6 English
These processes are run on a single processor using preemptive Shortest Remaining Time First scheduling algorithm. If the average waiting time of the processes is 1 millisecond, then the value of Z is _____.
Your input ____
3
GATE CSE 2019
Numerical
+1
-0.33
Consider the following C program :

#include < stdio.h >
 int main ()  {
            int arr [] = {1,2,3,4,5,6,7,8,9,0,1,2,5}, *ip = arr+4;
             printf ("%d\n", ip[1]);
             return 0;
}


The number that will be displayed on execution of the program is _______.
Your input ____
4
GATE CSE 2019
Numerical
+1
-0.33
Consider the following C program:

        #include < stdio.h >
         int jumble (int x, int y)  {
               x = 2 * x + y ;
               return x ;
         }
         int main ( )  {
               int x=2, y=5 ;
               y = jumble (y, x) ;
               x = jumble (y, x) ;
               printf ("%d \n", x) ;
               return 0 ;
         }


The value printed by the program is ______.
Your input ____
EXAM MAP
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
CBSE
Class 12