1
GATE CSE 2015 Set 2
+2
-0.6
Assume that the bandwidth for a TCP connection is 1048560 bits/sec. Let $$\alpha$$ be the value of RTT in milliseconds(rounded off to the nearest integer) after which the TCP window scale option is needed. Let $$\beta$$ be the maximum possible window size the window scale option. Then the values of $$\alpha$$ and $$\beta$$ are
A
63 milliseconds, $$65535 \times {2^{14}}$$
B
63 milliseconds, $$65535 \times {2^{16}}$$
C
500 milliseconds, $$65535 \times {2^{14}}$$
D
63 milliseconds, $$65535 \times {2^{16}}$$
2
GATE CSE 2015 Set 2
Numerical
+1
-0
Assume that for a certain processor, a read request takes $$50$$ nanoseconds on a cache miss and $$5$$ nanoseconds on a cache hit. Suppose while running a program, it was observed that $$80\%$$ of the processor's read requests result in a cache hit. The average read access time in nanoseconds is __________.
3
GATE CSE 2015 Set 2
Numerical
+2
-0
Consider a typical disk that rotates at $$15000$$ rotations per minute $$(RPM)$$ and has a transfer rate of $$50 \times {10^6}\,\,\,bytes/\sec .$$ If the average seek time of the disk is twice the average rotational delay and the controllerโs transfer time is $$10$$ times the disk transfer time, the average time (in milliseconds) to read or write a $$512$$-byte sector of the disk is ______________________.
4
GATE CSE 2015 Set 2
Numerical
+2
-0
Consider the sequence of machine instructions given below:

MUL R5, R0, R1
DIV R6, R2, R3
SUB R8, R7, R4

In the above sequence, $$R0$$ to $$R8$$ are general purpose registers. In the instructions shown, the first register stores the result of the operation performed on the second and the third registers. This sequence of instructions is to be executed in a pipelined instruction processor with the following $$4$$ stages: $$(1)$$ Instruction Fetch and Decode $$(IF), (2)$$ Operand Fetch $$(OF), (3)$$ Perform Operation $$(PO)$$ and $$(4)$$ Write back the result $$(WB).$$ The $$IF,$$ $$OF$$ and $$WB$$ stages take $$1$$ clock cycle each for any instruction. The $$PO$$ stage takes $$1$$ clock cycle for $$ADD$$ or $$SUB$$ instruction, $$3$$ clock cycles for $$MUL$$ instruction and $$5$$ clock cycles for $$DIV$$ instruction. The pipelined processor uses operand forwarding from the $$PO$$ stage to the $$OF$$ stage. The number of clock cycles taken for the execution of the above sequence of instructions is _______________________ .

GATE CSE Papers
2023
2022
2020
2019
2018
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
1997
1996
1995
1994
1993
1992
1991
1990
1989
1988
1987
EXAM MAP
Medical
NEET