1
MHT CET 2026 18th April Evening Shift
MCQ (Single Correct Answer)
+1
-0
The output Y of the given logic circuit is
MHT CET 2026 18th April Evening Shift Physics - Semiconductor Devices and Logic Gates Question 5 English
A
$\overline{(A \cdot B)} + \overline{(C \cdot B)}$
B
$\overline{(A + B)} \cdot \overline{(B \cdot C)}$
C
$\overline{(A \cdot B)} + \overline{(B + C)}$
D
$(A + B) + (B + C)$
2
MHT CET 2026 18th April Evening Shift
MCQ (Single Correct Answer)
+1
-0
For intrinsic semiconductor, if $n_h$ and $n_e$ represent the number of holes per unit volume and the number of free electrons per unit volume respectively then
A
$n_h < n_e$
B
$n_h > n_e$
C
$n_h = n_e$
D
$n_h \neq n_e$

MHT CET Papers

All year-wise previous year question papers