1
GATE CSE 1990
Fill in the Blanks
+2
-0
Under paged memory management scheme simple lock and key memory protection arrangement may still be required if the $$........$$ processors do not have address mapping hardware.
2
GATE CSE 1990
Subjective
+2
-0
In a two -level virtual memory, the memory access time for main memory, $${t_M} = {10^{ - 8}}\sec $$ and the memory access time for the secondary memory, tag $$ = {10^{ - 3}}.$$ What must be the hit ratio, $$H$$ such that the access efficiency is within $$80$$ percent of its maximum value?
3
GATE CSE 1990
True or False
+2
-0
State whether the following statements are TRUE or FALSE with reason.
The Link-load -and-go loading scheme required less storange space than the Link-and-go loading scheme.
A
TRUE
B
FALSE
4
GATE CSE 1990
True or False
+2
-0
State whether the following statement are TRUE or FALSE with reason. The data transfer between memory and $${\rm I}/O$$ devices using programmed $${\rm I}/O$$ is fasterthan interrrupt-driven $${\rm I}/O$$.
A
TRUE
B
FALSE
EXAM MAP
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
CBSE
Class 12